

CS & IT ENGINEERING



Operating System

Memory Management

Lecture -2

By- Vishvadeep Gothi sir



Recap of Previous Lecture



doubt?

Topic

Memory Management

Topic

**Contiguous Memory Management
Technique**



Topics to be Covered



Topic

**Non-Contiguous Memory
Management Technique**

Topic

Paging

Topic

Address Translation



Topic : Paging



- Process is divided in equal size of partitions called as pages
- Physical memory is divided in same size of partitions called as frames
- Pages are scattered in frames
- A page table is maintains to map which page is stored in which frame.
- $\text{No. of entries in page table} = \text{no. of pages in process}$
- $\text{Page table size} = \text{No. of pages in process} * 1 \text{ page table entry size}$
- $1 \text{ page table entry size} = \text{bits for frame no.} + \text{extra bits}$



Topic : Paging



Example:

Process

Page 0
Page 1
Page 2
Page 3

Page table

0	4
1	2
2	6
3	1

↑
frame no^s

mm (8 frames)

	frame 0
Page 3	1
Page 1	2
	3
Page 0	4
	5
Page 2	6
	7



Topic : Paging



Consider

- A process has 4 pages
- Main memory has 8 frames

Process		Page table	
00	Page 00	00	100
01	Page 01	01	010
10	Page 10	10	110
11	Page 11	11	001

mm	
000	
001	Page 11
010	Page 01
011	
100	Page 00
101	
110	Page 10
111	

Assume page size = 2 bytes

process size = $4 * 2B = 8 \text{ bytes} = 2^3 B$

mm size = $8 * 2B = 16 \text{ bytes} = 2^4 B \Rightarrow \text{address} = 4 \text{ bits}$

0000

:

1111

process size = Logical address space

mm size = physical address space



Topic : Paging

physical address

Physical Memory

logical address

Process		
000	a	00
001	b	
010	c	01
011	d	
100	e	10
101	f	
110	g	11
111	h	

Page Table	
00	100
01	010
10	110
11	001

0000		Frame 000
0001		
0010	g	001
0011	h	
0100	c	010
0101	d	
0110		011
0111		
1000	a	100
1001	b	
1010		101
1011		
1100	e	110
1101	f	
1110		111
1111		


CPU generates logical address

↓
This L.A. belongs to which page


LA

Page no.	byte no within page
10	0

ex:- LA = 100




search in P.T. ⇒ frame no. = 110



cpu generates L.A.

011






Topic : Paging



*Logical address to physical
address
translation*






Topic : Paging



- Processor will have a view of process and its pages
- Page table is used to map a process page to a physical frame
- Number of entries in page table = Number of pages in process
- OS maintains a page table for each process $\Rightarrow$ To provide mem. protection

L.A. is divided into 2 parts




$$\text{no. of bits in } d = \log_2(\text{page size})$$

$$\text{no. of bits in } p = \log_2(\text{no. of pages})$$

$$\text{no. of bits in } f = \log_2(\text{no. of frames})$$

F.A. is divided into 2 parts



$$\text{page size} = 2^{\text{bits in } d}$$

$$\text{no. of pages in process} = 2^{\text{no. of bits for } p}$$

$$\text{no. of frames in mm} = 2^{\text{bits for } f}$$

Page size	Byte no. in page (d)
2 bytes	0, 1 $\Rightarrow$ 1 bit
4 bytes	00, 01, 10, 11 $\Rightarrow$ 2 bits
8 bytes	000, ... 111 $\Rightarrow$ 3 bits
1KB = 2^{10} B	10 bits

no of pages	bits for p
$4 = 2^2$	2 bits
$8 = 2^3$	3 bits
$16K = 2^{14}$	14 bits
$2^{17} = 128K$	17 bits

$$\text{L.A. size} = \log_2(\text{L.A. space}) \text{ bits}$$


$$\text{P.A. size} = \log_2(\text{P.A. space}) \text{ bits}$$

Ques) L.A. = 20 bits


P.A. = 24 bits

page size = 256 bytes = 2^8 B $\Rightarrow$ d = 8 bits

L.A.



P.A.





page table size = no. of pages in process * 1 P.T. entry size

$$= 2^{12} * (16 + 0) \text{ bits}$$

$$= 2^{12} * 16 \text{ bits}$$



Topic : Question



#Q. Consider a paged memory system where the logical address of 29 bits and physical address of 35 bits. If each page table entry is of 4 bytes and page size is 1KB then:

$$\rightarrow 2^{10} B \Rightarrow d = 10 \text{ bits}$$

$$\downarrow$$
$$32 \text{ bits}$$

1. Number of pages in process? 2^{19}
2. Number of frames in main memory? 2^{25}
3. Number of bits for page number? 19 bits
4. Number of bits for frame number? 25 bits
5. Number of entries in page table? 2^{19}
6. Page table size? $2^{19} * 4 \text{ bytes}$



Ques) In previous question no. of extra bits stored in each page table entry 7 bits?

Soln

$$1 \text{ p.t. entry} = \text{frame no.} + \text{extra bits}$$
$$32 \text{ bits} = 25 \text{ bits} + \text{extra bits}$$
$$\text{extra bits} = 7 \text{ bits}$$



Topic : Question



[GATE-2001]



#Q. Consider a machine with 64 MB physical memory and a 32-bit virtual address space. If the page size is 4 KB, what is the approximate size of the page table?

A 16 MB

B 8 MB

C 2 MB

D 24 MB

$$\begin{aligned}\text{Size of P.T.} &= \text{no. of pages in process} * 1 \text{ P.T.E. Size} \\ &= 2^{20} * 14 \text{ bits} \\ &= 14 \text{ M bits} \\ &\approx 2 \text{ MB}\end{aligned}$$

b $\Rightarrow$ bits
B $\Rightarrow$ bytes

#Q. Consider a paged memory system where the process size is 16MB and main memory size is 4GB. The page size is 2KB.

1. Number of pages in process?
2. Number of frames in main memory?
3. Number of bits for page number?
4. Number of bits for frame number?
5. Number of entries in page table?
6. Page table size?

H.W.

#Q. Consider a paged memory system where the process size is 128MB and main memory size is 2GB. The page size is 1KB.

1. Number of pages in process?
2. Number of frames in main memory?
3. Number of bits for page number?
4. Number of bits for frame number?
5. Number of entries in page table?
6. Page table size?

H.W.

#Q. Consider a paged memory system where the logical address is 25 bits and physical address is 33 bits. The page size is 4KB.

1. Number of pages in process?
2. Number of frames in main memory?
3. Number of bits for page number?
4. Number of bits for frame number?
5. Number of entries in page table?
6. Page table size?


- #Q. A computer system implements 8 kilobyte pages and a 32-bit physical address space. Each page table entry contains a valid bit, a dirty bit, three permission bits, and the translation. If the maximum size of the page table of a process is 24 megabytes, the length of the logical address supported by the system is _____ bits?



Topic : Paging

Where the Page table Stored?

↓
in ~~mem~~ (physical memory)



PTBR (Page Table Base Reg.)
↓
stores starting add. of P.T.



Topic : Paging



Performance of Paging

Effective mem. access time = $2 * t_{mm}$ $\left\{ \begin{array}{l} \text{one for P.T.} \\ \text{one for content} \end{array} \right.$

where $(EMAT)$

t_{mm} = mm access time

if P.T. is very small and stored in CPU Register

$$EMAT = t_{mm}$$

because P.T. access time from Register will be negligible.



2 mins Summary

Topic

**Non-Contiguous Memory
Management Technique**

Topic

Paging

Topic

Address Translation



Happy Learning

THANK - YOU

